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Tunnel FET devices have been reported as interesting candi-
dates for low standby power applications, and various device
architectures were proposed [1–6]. Tunnel FETs are gated re-
verse-biased p–i–n junctions that are expected to have off-on
transitions much more abrupt than conventional MOSFETs, whose
60 mV/decade subthreshold swing limit is set by the thermal
injection of carriers from the source to the channel. Today, one
of the major engineering challenges of Tunnel FETs is the boost-
ing of their Ion at low voltage operation, while preserving a very
low Ioff. In order to achieve such a high Ion, some of the previous
reports suggested replacing the silicon source region with a lower
band-gap material [1,4]. However, we believe that such an option
could add signiﬁcant complexity to the existing processing and
potential non-compatibility with advanced CMOS platforms.
Moreover, since Tunnel FETs could not fully replace high perfor-
mance CMOS, a more realistic solution would be to fabricate Tun-
nel FETs on advanced silicon platforms, as a low standby power
technology option with CMOS. Tunnel FETs can then fully takell rights reserved.
: +41 21 693 3640.
. Najmzadeh).advantage of some of the features of advanced CMOS such as
strain engineering, advanced gate stack (high-k dielectrics and
metal gate), and multi-gate ultra-thin body (UTB) devices to boost
their performance.
This is the main rationale for this work, in which we investigate
by simulation how all-silicon Tunnel FET performance can be im-
proved based on optimization of the lateral strain proﬁle, by plac-
ing the tunneling source junction at the strain peak where the
band-gap is smallest, and the drain junction where the strain is
lowest and the band-gap is largest. The goal of this work is to
investigate the lateral strain proﬁle and the practical values of
the strain peaks needed to signiﬁcantly boost the device Ion. We
ﬁnd that the optimization of the lateral strain proﬁle on thin SOI
and silicon nanowire platforms can produce future low standby
power Tunnel FETs with beneﬁcial effects including a very low
off-current, a signiﬁcantly enhanced on-current, low average sub-
threshold swing Savg, a drain threshold voltage that reduces expo-
nentially with the linear increase of the strain level at the tunnel
junction, and low Ron at low drain voltage.
Parallel to the asymmetric strain proﬁle, in this work we focus
on the contributions of strained source and channel scaling as per-
formance boosters. It is worth mentioning that further improve-
ments e.g. high-k gate dielectric and oxide alignment to i-region
can be employed as additive device optimization strategies, en-
abling future sub-1 V operation of Tunnel FETs [7].
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2.1. Device architecture for simulation
Our Tunnel FETs are simulated with Atlas (Silvaco) version
5.13.16.C in 2D as double-gate reverse-biased p–i–n junctions with
various strain proﬁles having the highest value at the source BTB
junction, as shown in Fig. 1a. They are doped with 5  1018, 1016,
and 1020 atoms/cm3 in the n-type drain, slightly n-type intrinsic
region, and p+-type source respectively, and the tunnel junction
doping abruptness is 2 nm/decade. The simulated devices have a
silicon thickness of 10 nm, a dielectric (SiO2) thickness of 1.2 nm,
and a gate length of 50 nm. The metal gates have a midgap work
function. A nonlocal band-to-band tunneling model was used,
along with band-gap narrowing and a quantum model. All the de-
vices were in (100) and h110i crystal orientation and direction,
respectively.
The key parameter of the investigated device is the asymmetri-
cal tensile strain which has a very high level at the source side, and
relaxes according to e.g. a Gaussian proﬁle (the proﬁles that foundi-Sin+ p+
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Fig. 1. (a) Cross section of simulated all-silicon double-gate Tunnel FET and lateral
strain proﬁles (arbitrary units) applied on silicon ﬁlms with a thickness of 10 nm,
investigated in this work, (b) Band diagram proﬁle along the channel for silicon
Tunnel FET (‘‘No stress” band-gap = 1.1 eV) and strained channel (‘‘Lateral proﬁle”
varying from 0.9 eV to 1.1 eV) in ON conditions: VD = VG = 1 V. Inset: barrier
narrowing is 13% in the case with a lateral proﬁle.experimentally after local oxidation of suspended Si NWs in [8,9])
to the drain side, as represented in Fig. 1a. The high level of tensile
strain at the source side induces a local band-gap shrinkage. The
lateral strain proﬁle is incorporated in simulations by changing
the band-gap along the intrinsic region of the device. The band dia-
gram proﬁle along the channel for a reference silicon Tunnel FET
(band-gap = 1.1 eV) and lateral strain proﬁle channel (with band-
gap varying from 0.9 eV, corresponding to the highly strained part,
up to 1.1 eV corresponding to the non-strained part) in on condi-
tions is presented in Fig. 1b. A narrowing of the barrier of 13% is
seen in the case with the lateral proﬁle, which increases tunneling
probability and hence Ion.
The optimization of silicon Tunnel FETs by using a lateral strain
proﬁle results in high Ion and preserves very low Ioff, while avoiding
the incorporation of low band-gap materials (SiGe or Ge), as sug-
gested in [1–4] and avoiding a high Ioff, which is observed in all
SiGe or GeOI Tunnel FETs [14].
The improvement in Tunnel FETs with a lateral strain proﬁle can
be seen in Fig. 2, where we compare the IDS–VGS characteristics
with those of Tunnel FETs on unstrained silicon, and on uniformly
strained silicon. The unstrained device has an Ioff (at VDS = 1 V and
VGS = 0 V) several decades lower than the uniformly strained de-
vice, due to the large band-gap and therefore the wider tunneling
barrier at the drain-side junction, but has comparatively low on-
current. The uniformly strained device with 0.2 eV shrinkage of
band-gap everywhere has an Ion (at VDS = VGS = 1 V) ten times high-
er than the unstrained device, thanks to the smaller band-gap
(0.9 eV here) at the source-side junction, but has high leakage.
With our proposed asymmetrically strain-engineered Tunnel FET,
we take the best of both: high Ion, a decade higher than that of
the unstrained device, and low Ioff, about three decades lower than
the device with strain everywhere.2.2. Band-gap narrowing and uniaxial tensile stress
As mentioned in Section 2.1, the band-gap corresponding non-
strained Si is assumed to be 1.1 eV, similar to bulk Si. According
to the earlier reported empirical formulas in [10,11], 0.2 eV band-
gap shrinkage in Si can correspond to 3.3 or 5.5 GPa uniaxial tensile
stress, respectively (see Fig. 4). Both expected stress values are be-
low the yield strength of Si (7 GPa for bulk Si [12]) and therefore,
more than 0.2 eV local shrinkage of band-gap can be achievable
by local strain engineering.
It is also worth mentioning that our simulation work is done, in
general, to represent the validity of the local band-gap shrinkageFig. 2. Drain current versus gate voltage for all-silicon Tunnel FETs with L = 50 nm
and strain proﬁle as a parameter. Ioff is reduced for a lateral stress proﬁle (band-gap
shrinkage peak: 0.2 eV), with respect to constant stress (uniform 0.2 eV band-gap
shrinkage everywhere), and on-current is improved compared to the device
without stress. VDS = 1 V.
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also take into account the variation of band-gap for the Si thin ﬁlms
in comparison to bulk Si [13].0 2 4 6 8
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3.1. Impact of lateral uniaxial stress proﬁles
Fig. 3 reports simulations of ID–VG characteristics for the various
lateral strain proﬁles shown in Fig. 1a; we conclude that the inﬂu-
ence of the exact proﬁle is not very critical for the Ion/Ioff improve-
ment. However, an extension of the strain proﬁle in the MOS
channel followed by a total relaxation at the drain side to keep
the Ioff low could possibly further improve the device transport
characteristics.Fig. 4. Band-gap shrinkage of Si due to uniaxial tensile stress according to [10,11].3.2. Introduction to the available stressor technologies
Until now, several techniques e.g. strained substrate [15], STI
induced strain [16], silicidation in the S/D [17], contact etch stop
layer (CESL) [18], epitaxial thin ﬁlms in the S/D [19,20] and stress
memorization technique (SMT) [21] have been reported to induce
stress in the channel of planar bulk and SOI devices.
Because of scalability issues regarding planar bulk and even SOI
devices, multi-gate devices are being considered as the promising
candidates for the 32 nm technology node and beyond. To enhance
the performance of the multi-gate devices, innovative stressor
technologies compatible with scaled multi-gate devices with the
capability of scaling down parallel to the downscaling of the chan-
nel should be developed. For the attached multi-gate devices to the
BOX layer (e.g. Fin-FET but not GAA), four stressor technologies
have been reported until now: epitaxial ﬁlms in the S/D [22,23],
CESL [24], strained substrate [25] and metal gate strain [26].
For the suspended GAA devices, because of a three-dimensional
architecture, inducing stress in the channel properly is even more
challenging than the attached multi-gate devices and until now,
only three techniques have been reported to include uniaxial ten-
sile stress in a suspended channel: local oxidation together with
tensile hard mask and spacer technology [8,9,27] with a peak of lo-
cal tensile stress up to 2.6 GPa in the suspended Si NWs as a local
stressor technology, metal gate strain [28] with tensile stress
>4 GPa in suspended Si NWs as a local stressor technology and ﬁ-
nally, suspending straight Si NWs from a strained substrate (SSDOI
wafer) with uniform stress of 2.1 GPa along the suspended Si NWFig. 3. Inﬂuence of the shape of the lateral strain proﬁle on all-silicon Tunnel FET
characteristics.[29,30] as a global stressor technology. Table 1 represents the sum-
mary of these three stressor technologies.
To demonstrate a multi-gate device with a suitable stress pro-
ﬁle for the strained Tunnel FET and due to having the best electro-
static control on the channel in a GAA architecture, in this work we
focus on the GAA Si NW devices only. As also described earlier, the
stressor should provide a full relaxation of stress in the drain area
and therefore using a global stressor is not an optimized solution.
Therefore, in this work we consider the available local stressor
technologies to make a strained GAA architecture.3.3. Local oxidation together with tensile hard mask as a local stressor
technology
An accumulation of tensile stress after oxidation of naked sus-
pended Si nano-beams followed by stripping the grown oxide is re-
ported in [31]. The source of this stress was unknown and it was
assumed to be associated with the injection of self-interstitial Si
atoms to the oxidation front during oxidation; a model based on
this proposal was also developed and presented in [31]. However,
according to [32] the level of this strain was below 0.012% even the
strain corresponding to 90% oxidation of 50 lm long Si beams and
therefore, not a promising candidate as a local stressor technology.
In this section and as described earlier in [8,9], we present local
oxidation together with tensile hard mask technology to provide a
local stressor technology. Fig. 5 represents the built-in stress anal-
ysis during the process, veriﬁed by direct strain measurement on
the Si NWs using a non-destructive technique with acceptable pre-
cision for nano-scale applications (micro-Raman) [33]. Because of
using a non-strained substrate (bulk Si), the initial stress in the at-
tached Si NWs to the bulk with a tensile nitride hard mask on top
was almost zero. A tensile thin ﬁlm tends to shrink [34] and there-
fore, after suspending the Si NWs from the substrate using isotro-
pic Si etching, a temporary accumulation of tensile stress up to
4.4 GPa was found in the Si NWs because of relaxation of tensile
stress in the hard mask across the suspended Si NW as well as
on the S/D pads close to the anchors. Heating the wafer up to the
oxidation temperature can cause relaxation of the major amount
of the stress because of viscoelastic relaxation of stress in the thin
ﬁlms of the hard mask as well as geometrical reconﬁguration of the
Si NW during oxidation. Because of lattice expansion during oxida-
tion at oxidation temperature and afterward, difference in thermal
expansion coefﬁcient of Si and SiO2 during cooling down the wafer
to room temperature, accumulation of growth and thermal tensile
stresses in the Si NW is expected but the actual stress measure-
ments in [8] represent saturation of tensile stress in the locally oxi-
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Fig. 5. Analysis of strain during the local oxidation process of a Si NW covered with
a tensile nitride hard mask on bulk Si. The ‘‘+” signs on the wafer represent the level
of tensile stress in the Si NW. The blue arrows represent relaxation of tensile stress
in the tensile nitride hard mask after suspending the wire. The black arrows
represent the elongation of Si NW because of forces or releasing the stored energy.
The white arrows represent restriction on out-of-plane elongation because of
tensile hard mask.
Table 1
The available local and global stressor technologies to make a GAA uniaxially tensile strained Si NW architecture.
Architecture Dimension (nm) Stressor Stress (GPa)
Singh, EDL 07 [28] Bended circular GAA Si NWs 5–7 nm diameter Metal gate >+4
Hashemi, IEDM 08 [30] Straight GAA Si NWs Width * thickness: (49 * 9)–(8 * 7) Strained substrate +2.1
Moselund, IEDM 07 [27];
Najmzadeh, INFOS 09 [8]
Bended triangular GAA Si NWs 100–500 nm wide and thick Local oxidation together
with tensile hard mask technology
+0.2 to +2.6
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the Si NW because of the doubly-clamped design and restrictions
on out-of-plane buckling because of the tensile hard mask on
top. The accumulated mechanical potential energy especially in
the saturated area releases itself after the stripping step causing
to in-plane elongation as well as out-of-plane buckling of the Si
NW and at this stage, a peak of stress up to 2.6 GPa was found in
the Si NWs [8].4.0 µm
S D
G
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Fig. 6. SEM picture of a fully processed GAA Si NW FET (left). Actual local stress proﬁleFig. 6 represents the actual stress proﬁle along a 5 lm long Si
NW after a poly-Si gate stack deposition step. According to the ﬁg-
ure, the stress proﬁle is almost uniform in the areas about 1.5–
2.0 lm far from the S/D pads and the stress relaxes along the an-
chor parts until a complete relaxation on the pads satisfying the re-
quired strain proﬁle for a strained Tunnel FET application.
It is worth mentioning that the process represented in [9] offers
triangular Si NWs with one (100) face and two non-well deﬁned
slanted faces. The process can be adopted using a SOI platform to
perform local oxidation on suspended rectangular Si NWs with a
tensile hard mask on top to ﬁnally get rectangular strained Si
NWs or Fins with deﬁned e.g. (100) or (110) top and bottom faces
for further optimization of the performance of the devices.
Also in this work, the almost long Si NWs fabricated from bulk
Si were used to prove the concept of local oxidation as a local stres-
sor technology (see Fig. 7). As mentioned in [9], this stressor tech-
nology can be scaled down to provide e.g. 1 lm long and 10 nm
thick strained Si NWs using a SOI platform.3.4. The architecture to practically implement a gate-all-around
strained Tunnel FET with asymmetric uniaxial tensile strain proﬁle
To gain different stress proﬁles along the channel and even get
higher stress in the channel, the available local stressor techniques
can be used simultaneously. To avoid creation of voids and plastic
relaxation, the ﬁnal level of stress should be below the yield
strength of Si (7 GPa for bulk Si [12]). According to the simulation
results, the actual strain proﬁle along the channel is not an issue
and therefore, in the processes we target to place an abrupt S–G
junction at the highly strained region of the Si NW together with
a complete relaxation of stress in the drain area.
In general, to make a GAA suspended uniaxially tensile strained
FET there are only two available local stressor technologies until
now: local oxidation and metal gate strain. Fig. 8 represents a com-
bination of these two local stressor technologies to obtain >4–5
GPa lateral uniaxial tensile stress in the Si NW. In the mentioned
ﬁgure, the cross section of the channel can be triangular with
two non-well deﬁned faces, circular (using hydrogen annealing
or self-limiting oxidation) or even a thin rectangular structure with
deﬁned faces to offer a Fin-FET or a rectangular GAA structure. To0 2 4 6
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Fig. 7. The stress peak along three Si NWs with three different lengths after local oxidation and stripping steps (left). SEM picture of three parallel suspended strained Si NWs
with a lateral uniaxial tensile stress peak of 2.6 GPa after the stripping step representing controllability and reproducibility of the local stressor technology (right).
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Fig. 8. Implementation of a strained Tunnel FET with a sub-hundred nm gate length
at the stress region of a strained Si NW. The red curve represents the stress proﬁle
after local oxidation and stripping steps while the blue curve represents the stress
proﬁle after both local oxidation/stripping and metal gate deposition steps. To have
the best control on the thickness of Si NW and therefore, the best control on OIS, a
SOI platform was used.
Fig. 9. Simulation of ID–VG characteristics’ improvement with decreasing band-gap
at the source BTB junction (L = 50 nm).
M. Najmzadeh et al. / Solid-State Electronics 54 (2010) 935–941 939obtain a higher current density, dense array of Si NWs similar to
[29] can be considered.Fig. 10. Average and point swings versus band-gap reduction at source side in DG
Tunnel FET with LG = 50 nm.4. Simulation study of Tunnel FET performance enhancement
by a lateral strain proﬁle
4.1. Average subthreshold swing improvement
Fig. 9 shows the transfer characteristics for Tunnel FETs with
different amounts of maximum tensile strain at the tunnel junction
and a lateral Gaussian proﬁle. A remarkable improvement is found
in the average subthreshold swing (Savg), taken over more than se-
ven decades from the turn-on point up to a current of 107 A/lm,
Fig. 10. Savg ranges from 65 mV/dec. for the optimized Tunnel FET
without strain, down to 36 mV/dec. for the device whose band-
gap shrinks to 0.8 eV at the tunnel junction.4.2. Threshold voltage reduction
The output characteristics presented in Fig. 11 show further
important improvements in asymmetrically strained Tunnel FET
behavior. First, Ion at VDS = VGS = 1 V is increased from 8 lA/lm in
devices without strain to 72 lA/lm when a tensile strain of4 GPa is applied on the source side. Second, Tunnel FETs, unlike
conventional MOSFETs, have a drain threshold voltage as pre-
sented in [6]. The drain threshold voltage, VTD, gives an unwanted
high Ron resistance at low VDS that is detrimental to the design and
operation of Tunnel FETs as fast logic devices; this could also affect
the obtainable Ion level with a given supply voltage. If one de-
creases the band-gap at the source tunneling junction by increas-
ing the level of strain there (or by any technique that reduces
Fig. 11. Drain current versus drain voltage for Tunnel FETs with different max.
band-gap shrinkage at the tunnel junction due to strain, for VGS = 1 V.
Fig. 12. Drain and gate threshold voltages’, VTD and VTG, dependence on DEg at the
tunnel junction; while a quasi-linear decrease is observed for VTG, the VTD decrease
is much faster (quasi-exponentially). Both VTD and VTG are extracted at ID = 107 A/
lm.
Fig. 13. Percent improvement in drain current between a Tunnel FET without stress
(reference), and devices with a tensile stress (DEg = 0.2 eV) at the tunnel junction,
for various intrinsic region lengths.
940 M. Najmzadeh et al. / Solid-State Electronics 54 (2010) 935–941band-gap at that junction), the drain threshold voltage decreases
quasi-exponentially (Fig. 12), and both Ron (especially at low VDS)
and Ion are signiﬁcantly improved. Finally, we note that for our
investigated device, the gate threshold voltage decreases almost
linearly with increasing strain at the source side (from 0.67 V for
no strain, to 0.49 V for DEg = 0.25 eV), without affecting Ioff, kept
low by the non-strained drain junction.4.3. Gate length scaling and drain current enhancement
In Fig. 13 we present the relative improvement (%) of the drain
current in all regions of operation, as induced by 4 GPa of stress as
a technology booster applied on the source junction. The Tunnel
FET intrinsic channel length is varied from 2 lm down to 50 nm.
Typical Ion improvements at maximum applied drain and gate volt-
age (=1 V) range from 400% (in long channels) to 800% (in short
channels) for DEg = 0.2 eV. A signiﬁcantly higher improvement is
observed in channels where the intrinsic gate region is shorter
than 100 nm; here the highest current increase (>1000%) is ob-
served near the transistor turn-on point. In these short channel
transistors, the strained tunnel junction inﬂuence extends over
the subthreshold region of operation of the transistor, where the
current of the reference transistor is very low.5. Conclusion
In this work we demonstrated that a lateral strain proﬁle corre-
sponding to at least 0.2 eV band-gap shrinkage at the tunnel junc-
tion of all-silicon Tunnel FETs acts as a key performance booster.
Based on existing technology reports on strained silicon nanowires,
we have proposed a possible implementation of a Tunnel FET using
GAA Si NW with asymmetric strain proﬁle using two local stressor
technologies with a peak of >4–5 GPa lateral uniaxial tensile stress
in the Si NW.
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